HF mixer, switch & modulator design

1

Outline

- Mixer fundamentals & topologies
- Mixer design methodology
- Example of up- and down-convert mixers
- Switches
- Phase shifters
- Modulators

Mixer fundamentals (i)



- The mixer is a multiplier used as a frequency translation device:
 - up-converter from IF to RF
 - down-converter from RF to IF
- Two input signals and one output signal
- Image frequency (undesired)



Mixer fundamentals (ii)

- Requires non-linear device:
 - diode,

HBT,

$$I(V) = I_{S} \left[\exp\left(\frac{qV}{nKT}\right) - 1 \right]$$

MOSFET

 $i_{DS} = \frac{\beta}{2} [v_{GS}(t) - V_{T}]^{2}$

or time varying device (switch)

- to generate "mixing" terms at sum and difference frequencies
- Requires filtering at RF, LO and IF to select desired signal frequency



How do you make a multiplier?



Time-varying Device



Mixer fundamentals (iii)

- Single-, two-port or three-port implementation
- Present IC mixers use Gilbert-cell multiplication



Visualizing Mixer Operation – (LO – RF) "IF" Signal

Mixer topology: Gilbert (multiplier) cell

 $\Delta I = I_{Q2} - I_{Q3} = I_{Q1} \times tanh(U/2V_T)$

Mixer specification

- RF, LO, IF frequencies
- Conversion (power) gain
- Linearity
- Noise Figure (receive mixers only)
- Isolation

Conversion gain

- Conversion (power) gain (depends on LO power and mixing quad device type):
 - RF to IF in down-converters
 - IF to RF in up-converters

Gilbert-cell mixer conversion gain

Output (IF) voltage in BJT mixer

$$v_{IF} = -2 R_L I_{bias} tanh \left(\frac{v_{RF}}{2 V_T} \right) tanh \left(\frac{v_{LO}}{2 V_T} \right)$$

 Voltage conversion gain for large square wave LO signal is (valid for HBT & MOSFET):

$$\tanh \left(V_{LO} \cos(\omega_{LO} t) \right) = \frac{4}{\pi} \cos(\omega_{LO} t) + \frac{4}{3\pi} \cos(3\omega_{LO} t) + \frac{4}{5\pi} \cos(5\omega_{LO} t) + \dots$$

$$\frac{v_{\rm IF}}{v_{\rm RF}} = \frac{-2}{\pi} g_{\rm m} R_{\rm L}$$

Linearity

- Linearity: depends on transconductor (input amplifier) linearity and V_{DS}/V_{CE} of mixing quad transistors.
 - The 1 dB compression point: P_{1dB}
 - Third-order intercept point: IIP3, OIP3
 - Second-order intercept point: IIP2, OIP2
- Linearity in a cascade of stages:

$$\frac{1}{11P3} = \frac{1}{11P3_{1}} + \frac{G_{1}}{11P3_{2}} + \frac{G_{1} \times G_{2}}{11P3_{3}} + \dots + \frac{G_{1} \times G_{2} \times \dots + G_{n-1}}{11P3_{n}}$$

Gilbert cell with degeneration

- Improves linearity
- Inductive degeneration does not degrade noise figure

Noise Figure

Double-sideband noise figure

$$NF_{DSB} = NF_{SSB} - 3dB \text{ (if no image rejection)}$$

$$F_{DSB} = 1 + \frac{\langle v_{nout}^2 \rangle}{kT(G_1 + G_2)}$$

Single-sideband noise figure (temperature)

Noise Figure (cont)

- Mixer shot noise sources
 - @ DC
 - @ harmonics of LO (currents at LO harmonics comparable to DC currents).

Noise Figure (cont.)

- Frequency translation of noise sources
 - Large signals at harmonics of LO,
 - Small signals on either side of LO harmonics,
 - Hence noise from $nf_{LO} + f_{IF}$ translates to IF and to the output

Isolation

- Want it as high as possible
- Implemented through choice of topology and/or filtering:
 - LO to IF
 - LO to RF
 - IF to LO
- In Gilbert-cell mixer isolation is built-in

$$g_{mLO-IF} = \frac{(I_{Q1} - I_{Q'1})}{2V_{T}} \times sech^{2} \left(\frac{U}{2V_{T}}\right) \approx 0$$

Transmit (up-converter) mixer topology

- Doubly balanced
- MOS, BJT and BiCMOS
- IF linear input amplifier + mixing quad
- IF signal applied to bottom pair
- LO signal applied to mixing quad
- RF BPF (tuned) output at top
- Image rejection must be placed after mixing quad or built into the topology

Receive (down-converter) mixer topology

- Doubly balanced
- Good for MOS, BJT and BiCMOS
- RF (low-noise) linear input amplifier + mixing quad
- RF signal applied to bottom pair
- LO signal applied to mixing quad
- IF LPF output
- LO and or RF trap at IF output

Receive (down-converter) mixer topology

 Image rejection must be placed before mixing quad or built into the topology.

Improved-mixer topologies

- Gilbert cell with transformer coupling of RF and IF signals: lower supply voltage but higher noise and conversion loss
- Folded cascode Gilbert cell (lower supply voltage)
- BiCMOS Gilbert cell with MOS input and HBT quad (better linearity, lower LO swing)

mm-Wave image reject mixer topologies

- Use 90° and 180° hybrid couplers.
 - 90° coupler: Lange or branchline
- 180° coupler: ratrace (Marchand) balun
- In-phase Wilkinson power splitter

but give 90° phase shift through cross arm (i.e., 90° arm).

90^o and 180^o hybrid couplers (broadband)

Low noise mixer design methodology (as for LNA) (S. Voinigescu & M.Maliepaard, ISSCC-1997)

- Bias @ minimum NF current density (if power gain is still adequate at f_{osc}.
- Size transistor for optimal noise resistance active matching
 - Source" impedance is the LNA output impedance
- Add inductive emitter degeneration L_E to meet linearity target (more important than noise and conversion gain). MOSFET input is more linear.

Low noise mixer design methodology (II)

 If mixer is designed for noise matching to impedance Z_o then linearity is given by:

$$IIP_{3} \propto \frac{\omega g_{m} Z_{0}}{2 \pi f_{T}}; \text{ where } L_{E} = \frac{Z_{0}}{2 \pi f_{T}}$$

 LO swing must be large enough to fully switch the mixing quad, yet not too large to cause transistor saturation. MOSFET quad is inferior to HBT quad due to larger LO swing requirement.

5-GHz single-chip SiGe radio (S.Voinigescu et al. IEEE MTT-S 1999)

5-GHz single-chip SiGe radio

5-GHz SiGe Radio: Rx and TX linearity

30

mm-Wave Gilbert cell mixer examples

71-95 GHz

140-GHz Down-Conversion Mixer

Consumes 12 mA from 1.2V (14.4 mW)

[S. Nicolson RFIC-08]

100-GHz IQ Down-Conversion Mixer

Switches

- PIN and Schottky diodes, FETs
- Ideally:

- High isolation when off
- Iow insertion loss when on
- Topologies:
 - Shunt, series, series-shunt
- Used as antenna switches

Switches

CMOS mm-wave switch examples

36

Binary-Weighted Geometry

Idea: Shared source and drain, segmented gates

- varactor, PA (R.B. Staszewski, 2006)
- transistor: digitally-controlled attenuator
- Gilbert-cell biased at constant J_{ns}
 - digitally-controlled gain cells
 - digitally-controlled phase shifters

 $b_0, b_1, \dots b_n = 0$ or "1"

mm-Wave IQ DACs

 $0 < V_{G} < 1$

Binary-Weighted Atten./Switch

Measurement Results

IL<2 dB, ISOL>20dB up to 94 GHz

P_{1 d B}>+10dBm

Improving the CMOS switch

- Use deep N-well to reduce capacitance
- Use large resistor is series with gate, substrate and nwell to reduce loss and improve linearity
- Stack transistors for improved linearity

Phase shifters

Each cell can be implemented as:

- Switched line
- Hybrid-coupled
- Loaded line
- High-pass low-pass
- Can have analog or digital control

Cartesian and VGA-based phase shifters

42

Modulators

Require: phase shifters, hybrid couplers or isolators or a Gilbert cell

Transformer-Coupled Gilbert Cell

BPSK Modulator

[A.Tomkins CICC-08]

Mixer

Xfmr coupling favoured over capacitor coupling

QPSK, m-ary QAM modulators

Binary-weighted DAC/VGA

- Binary-weighted or segmented BPSK mods. in parallel
- Q₃₋₆ binary-weighted gate fingers
- $Q_{1,2}$ biased at 0.3 mA/ μ m

•
$$Q_{3-6}$$
 switch from 0 to

0.3mA/µm

 Load current, impedance remain constant

$$V_{OUT} = g'_{m} W_{f} Z_{L} V_{LO} \sum_{i=0}^{n-1} (-1)^{b_{i}} 2^{i} = f(V_{LO}) \times g_{w}$$

mm-Wave IQ DAC/Phase Rotator

Summary

- Mixer performs the fundamental frequency translation function
- Switches are critical building blocks for mixers, antenna switches, phase shifters and modulators
- Gilbert cell is the most common mixer topology today
- Gilbert cell employed to realize VGA, modulators and phase shifters
- Binary-weighted layout allows fine digital control/correction of all mm-wave blocks.