# 8. Broadband LNA/TIA Design

# Outline

- Broadband LNAs
  - Applications of TIAs
  - TIA design methodology
  - TIA circuit examples

# **Typical problem in broadband systems**



# **Applications of broadband LNAs in HF systems**

- Low-noise broadband amplifiers in optical receivers: signal source photodiode
  - Goal: Minimize the noise of the TIA-Photodiode ensemble while maximizing bandwidth and minimizing power

$$FoM = \frac{Z_{T} \cdot I_{max} \cdot BW_{3dB}}{i_{neq}^{rms} P}$$

 Low noise broadband input comparators in backplane communications, UltraWideBand (UWB) radio and high speed ADCs: 50Ω signal source
 A<sub>V</sub>·V<sub>imax</sub> BW<sub>3dB</sub>

$$FoM = \frac{A_{V} \cdot V_{imax} BW_{3dB}}{v_{neq}^{rms} P}$$

 Goal: Minimize noise in 50-Ohm system e.g. minimum input amplitude of broadband data: 10 mVpp at 40 Gb/s

# **Typical short-reach fiberoptic receiver**



# **General observations**

#### Problem

Either the real part of the input impedance or the real part of the noise impedance, or both, are frequency dependent.

#### Consequence

Cannot match both simultaneously over broad bandwidth without compromising  ${\rm F}_{_{\rm MIN}}!$ 

#### Solution

Use lossy feedback to accomplish both with minimal damage. Shunt feedback is best because it minimizes power dissipation

#### Low-noise broadband amplifiers



7

# TIA signal path analysis: infinite bandwidth amp

$$Z_{\rm T}({\rm s}) = \frac{-{\rm R}_{\rm T}}{1 + {\rm s}/\omega_{\rm p}}$$







# Single-pole, finite bandwidth amplifier

If amplifier has a finite bandwidth  $f_A$ , then the two-  $Z_T(s)$ = pole transfer function stability condition (Q=0.707) gives:

$$\frac{-\mathsf{R}_{\mathsf{F}}\left(\frac{\mathsf{A}}{1+\mathsf{A}}\right)}{\frac{\mathsf{s}^{2}}{\omega_{\mathsf{p}}\omega_{\mathsf{A}}(1+\mathsf{A})} + \mathsf{s}\left(\frac{\omega_{\mathsf{p}}+\omega_{\mathsf{A}}}{\omega_{\mathsf{p}}\omega_{\mathsf{A}}(1+\mathsf{A})}\right) + 1}$$

$$f_{A} > \frac{1}{2\pi} \frac{2A}{R_{F}C_{T}}$$
$$BW_{3dB} = \frac{1}{2\pi} \frac{\sqrt{2A(A+1)}}{R_{F}C_{T}}$$
$$R_{T} \leq \frac{Af_{A}}{2\pi C_{T}BW_{3dB}^{2}}$$



#### TIA noise matching in 50-Ohm system

$$F_{Zo} = 1 + R_{NA} Z_0 \left| Y_{CORA} + \frac{1}{Z_0} + \frac{1}{R_F} \frac{1 - j \omega_0}{1 + \omega_0^2} \right|^2 + Z_0 G_{NA} + \frac{Z_0}{R_F} \frac{1}{1 + \omega_0^2}$$

$$I_{E}(W_{OPT}) = \frac{1}{\omega} \sqrt{\left(\frac{1}{Z_{0}} + \frac{1}{R_{F}} \frac{1}{1 + \omega_{0}^{2}}\right)^{2} + \left(\frac{1}{R_{F}} \frac{\omega_{0}}{1 + \omega_{0}^{2}}\right)^{2}} \sqrt{\frac{1}{\frac{G}{R}} + G_{C}^{2} + B^{2}} \qquad Z_{IN} = \frac{R_{F}}{1 + \frac{R_{C}I_{T}}{V_{T}}}$$
$$\omega_{0} = \frac{R_{F}}{L_{F}}$$

Finding  $I_{E}(W)_{OPT}$  is equivalent to matching the TIA(HBT) noise impedance to 50  $\Omega$  at  $\omega$ .

# Algorithmic design methodology for broadband low-noise TIAs

1. Bias HBT(MOSFET) at optimal noise current density  $J_{OPT}$  (0.15 mA/µm) at amplifier's  $BW_{3dB}$ 

2. Choose the DC voltage drop across  $R_c$  for linearity requirements. This fixes the loop gain A =  $g_m R_c$  (= $g_m r_o$ )

3. Set the feedback resistance  $\mathsf{R}_{\scriptscriptstyle\mathsf{F}}$  for 50  $\Omega$  input match.

4. Size the emitter length (gate width) of Q1 for low- $\frac{\Phi}{2}$  noise, using the equation from the previous slide.

5. Add inductors to extend bandwidth and filter highfrequency noise. Q2 V\_ou

V<sub>cc</sub>

 $\mathsf{R}_{_{\mathsf{F}}}$ 

g

#### $50\Omega$ , 43-Gb/s SiGe HBT TIA (T.Dickson et al., JSSC, Aug.-06)



J<sub>opt</sub> at GHz =1.5mA/μm<sup>2</sup>

• 
$$I_T = 8mA$$
,  $I(Q_{1,2}) = 2$   
× $I(Q_{3,4}) = 4mA$ 

• 
$$R_1 = R_2 = 27\Omega, R_F = 260 \Omega$$

• 
$$A = g_m (R_1 + R_2)/2 = 4.2$$



#### Example: 90-nm n-MOS TIA

- Bias at min. noise current density 0.15 mA/μm.
- p-MOS active load to increase gain at low  $V_{DD}$ .
- Feedback inductor L<sub>F</sub> resonates
  out the capacitance at the TIA
  node and helps improve BW
- L<sub>F</sub> =500pH designed for high SRF.



 $C_{IN} = C_{gs1} + (1+A)C_{gd1} = (2.5 \text{fF/um}) \times 80 \text{um} = 200 \text{ fF}$  $C_{out} = C_{db1} + C_{gd1} + C_{gd2} + C_{db2} + C_{gs3} + 2C_{gd3} = 120 + 40 + 80 + 320 + 40 + 40 = 640 \text{ fF}$ 



#### 90-nm CMOS TIA (T. Dickson et al. JSSC-Aug.06)

14

# Noise Figure comparison of TIAs



MOSFET TIAs exhibit lower noise than SiGe HBT TIAs

# **Broadband CMOS LNA topology scaling**

• $f_{T}$  of 65-nm CMOS inv = n-MOS cascode  $f_{T}$ 

•MOSFETs biased at 0.15 mA/µm

•Size and current of MOS TIA do not change with technology nodes

Noise and bandwidth improve as technology scales







# 65-nm LP CMOS vs. n-MOS TIAs (T. Chalvatzis et al. JSSC Aug. 2007)



 $C_{\text{IN}} = C_{\text{gs1}} + C_{\text{gs2}} + (1 + A)(C_{\text{gd1}} + C_{\text{gd2}}) = 20 \text{fF} + 40 \text{fF} + 3.85 \times 30 \text{fF} = 175.5 \text{fF}$ 

 $C_{\text{out}} = C_{\text{db1}} + C_{\text{gd1}} + C_{\text{gd2}} + C_{\text{db2}} + C_{\text{gs3}} + 2C_{\text{gd3}} = 30 + 10 + 20 + 60 + 40 + 40 = 200 \text{fF}$ 

#### 65-nm LP CMOS vs. n-MOS TIAs



18

S<sub>21</sub>, S<sub>11</sub>, S<sub>22</sub>(dB)

#### 65-nm LP n-MOS vs CMOS TIAs (cont'd)



n-MOS: 37 Gb/s

CMOS: 40 Gb/s



#### 

### 65-nm bulk p-MOSFETs at 80 Gbs/GHz





Clock path

# Cascoded and diff. CMOS TIA topologies



#### UWB LNA: Marc Tibout (Infineon), CSICS-06 Short Course







#### **Transimpedance Limiting Amplifier**



26



### Variable-Gain TIA



28

# Summary

•TIAs feature the broadest bandwidth with the lowest noise and lowest power dissipation amongst lumped broadband amplifier topologies.

•TIAs offer optimal solution for fiberoptics, backplane and UWB applications

•An optimal transistor size exists for a given photodiode capacitance and/or 3dB bandwidth

•Transistors must be biased at J

•Both SiGe HBT and CMOS TIAs are now viable at 10 to 80+ Gb/s