## **Chapter 6: Tuned Power Amplifiers**

#### Outline

- •Tuned PA Fundamentals
- Classes of Tuned PAs and Voltage Waveforms
- Linear Modulation of PAs
- Class A PA Design Methodology
- •Examples of CMOS and SiGe HBT mm-wave PAs
- •Efficiency and power combining techniques



Power : 0.1 mW - 2 W Linearity Requirement: Moderate-Severe Cost: Very Low (<\$3) Efficiency Requirement:PAE>30% Worldwide Market:>800M/yr(!).

Power : 50W - 200W Linearity Requirement: Severe(!) Cost: High (>\$100) Efficiency Requirement:PAE>10% Worldwide Market > 1000K/yr.

## **Tuned PA Fundamentals**



$$P_{OUT} = \frac{1}{T} \int_{0}^{T} V_{DD} \cos(\omega t) \frac{V_{DD} \cos(\omega t)}{R_{L}} dt = \frac{V_{DD}^{2}}{2TR_{L}} \int_{0}^{T} [1 + \cos(2\omega t)] dt = \frac{V_{DD}^{2}}{2R_{L}}$$

**Classes of tuned PAs** 



Controlled current source: A (100% conduction), B (50% conduction), AB (50% <conduction angle<100%), C (<50% conduction)</li>
Switching PAs (high efficiency > 50%): Class D, E, F, F<sup>-1</sup>

# PA Design Fundamentals: R<sub>LOPT</sub>







Periodic S-Parameter Response



OUTPUT REACTANCE (OHM)

1

### Load pull contours



#### Courtesy of Stephen Long UCSB

### **Output matching network design**

Performs several functions:

- transforms the load impedance  $Z_0$  to  $R_{LOPT}$
- provides a short-circuit at all harmonics so that only the power of the fundamental is transferred to the load, and
- maintains the impedance transformation over the entire transmit bandwidth.

$$Q = \sqrt{\frac{Z_0}{R_{LOPT}} - 1} = \sqrt{\frac{50}{2} - 1} = 4.9 \approx 5$$

Use one (or two cascaded) lossless matching L networks

#### **Class A voltage and current waveforms**



#### **Class B voltage and current waveforms**

 $I_{MAX}$ ,  $P_{OUT}$  and  $R_{LOPT}$  similar to class A, but conducts only for %50 of *T*:

- $g_m$  and G lower than class A.
- Highly nonlinear to increases PAE
- Maximum PAE= 78%.

$$I_{DC} = \frac{-I_{MAX}}{2\pi} \int_{\pi}^{2\pi} \sin \theta \, d\theta = \frac{I_{MAX}}{\pi} = \frac{2 \cdot V_{DD}}{\pi \cdot R_{L}}$$
$$R_{LOPT} = \frac{V_{1}}{I_{1}} = \frac{V_{DD}}{\frac{I_{MAX}}{2}} = \frac{2V_{DD}}{I_{MAX}} = \frac{V_{MAX}}{I_{MAX}}$$
$$\eta_{drain} = \frac{P_{L}}{P_{DC}} = \frac{V_{1} \cdot I_{1}}{2 \cdot I_{DC} \cdot V_{DD}} = \frac{\frac{V_{DD}}{\frac{2 \cdot V_{DD}}{\pi}} \cdot \frac{I_{MAX}}{2}}{\pi} = \frac{\pi}{4}$$



### Push-pull class B voltage and current waveforms







#### **Class AB PA**

•Workhorse (still) of the PA industry

•Reaches a compromise between the linearity of the class A and the efficiency of the class B power amplifiers.

•Current waveforms are a train of "chopped" sinusoids

$$i_D(t) = I_{DC} + I_p \sin(\omega t)$$
 for  $\omega t \le \frac{3\pi}{2} - \frac{\theta_{off}}{2}$ 

$$i_D(t) = 0$$
 for  $\frac{3\pi}{2} - \frac{\theta_{off}}{2} \le \omega t \le \frac{3\pi}{2} + \frac{\theta_{off}}{2}$ 

$$i_D(t) = I_{DC} + I_p \sin(\omega t)$$
 for  $\omega t \ge \frac{3\pi}{2} + \frac{\theta_{off}}{2}$ 

## **Class AB equations**

•
$$I_{DC}$$
 = drain bias current when  $P_{in} = 0$ ,  $I_{DC} + I_p \sin\left(\pi + \frac{\pi - \theta_{off}}{2}\right) = 0$   
• $I_p$  is amplitude of sinusoid  
Angle of cutoff conduction  $\theta_{off}$   
•DC component of current  $I_{DC} = I_p \left[ \cos\left(\frac{\theta_{off}}{2}\right) + \frac{1}{\pi} \left[ \sin\left(\frac{\theta_{off}}{2}\right) - \left(\frac{\theta_{off}}{2}\right) \cos\left(\frac{\theta_{off}}{2}\right) \right] \right]$   
•Fundamental component of current  $I_1 = I_p \left[ 1 - \frac{1}{2\pi} \left[ \theta_{off} - \sin(\theta_{off}) \right] \right]$   
 $R_{LOPT} = \frac{V_{DS} - V_{MIN}}{I_1}$   
 $\eta_{drain} = \frac{1}{2} \frac{1 - \frac{1}{2\pi} \left[ \theta_{off} - \sin(\theta_{off}) \right]}{\cos\left(\frac{\theta_{off}}{2}\right) + \frac{1}{\pi} \left[ \sin\left(\frac{\theta_{off}}{2}\right) - \frac{\theta_{off}}{2} \cos\left(\frac{\theta_{off}}{2}\right) \right]} \left[ \frac{V_{DD} - V_{MIN}}{V_{DD}} \right]$ 

## Switching-mode PAs

Switching mode PAs minimize power in the transistor by avoiding overlap between current and voltage waveforms

Examples: Class D, E, F, F<sup>-1</sup>

But require special linearization techniques



#### Class D concept (T-P Hung et al. MTT Dec 2007)



### **Class D CMOS INV implementation**

$$Z_{L}(f_{0}) = R_{L}; Z_{L}(nf_{0}) = \infty \qquad V_{1} = \frac{1}{\pi} \int_{-\pi/2}^{\pi/2} V_{DD} \cdot \cos(\theta) d\theta = \frac{2V_{DD}}{\pi} = \frac{2V_{MAX}}{\pi}$$





insensitive to rise time of input signal

$$\cdot V_{MAX} = 3.6V_{DD}, I_{MAX} = 1.7V_{DD}/R_{L}$$

## **Class F voltage and current waveforms**





 $Z_{L}(f_{0}) = R_{L}; Z_{L}(2k \times f_{0}) = 0; Z_{L}[(2k+1) \times f_{0}] = \infty$ 

 $I_{DC} = \frac{I_{MAX}}{\pi} \qquad I_1 = \frac{I_{MAX}}{2} \qquad V_1 = \frac{4V_{DD}}{\pi} = \frac{2V_{MAX}}{\pi}$ 

$$R_{LOPT} = \frac{V_1}{I_1} = \frac{4 V_{MAX}}{\pi I_{MAX}} = \frac{8 V_{DD}}{\pi^2 I_{DC}}$$

•Suffers from <sup>1</sup>/<sub>2</sub> (CV<sup>2</sup>f) loss



#### Inverse class F (F<sup>-1</sup>) stage



## **Comparison of PA classes**

param/class	А	В	D	E (one case)	F	F <sup>-1</sup>
V <sub>DD</sub>	V <sub>MAX</sub> /2	V <sub>MAX</sub> /2	V <sub>MAX</sub>	V <sub>MAX</sub> /3.6	V <sub>MAX</sub> /2	$V_{MAX}/\pi$
IDC	I <sub>MAX</sub> /2	$I_{MAX}/\pi$	$I_{MAX}/\pi$	I <sub>MAX</sub> /2.06	$I_{MAX}/\pi$	I <sub>MAX</sub> /2
P <sub>L</sub> /V <sub>MAX</sub> I <sub>MAX</sub>	0.13	0.13	0.16	0.16	0.16	0.16
R <sub>LOPT</sub>	V <sub>MAX</sub> /I <sub>M</sub> AX	V <sub>MAX</sub> /I MAX	$2V_{MAX}$ $/\pi I_{MAX}$	1.075V <sub>MA</sub> X <sup>/I</sup> MAX	$4V_{MAX}/$ $\pi I_{MAX}$	$\pi V_{MAX}^{\prime}$ $4I_{MAX}^{\prime}$
η <sub>d</sub>	50%	78%	100%	100%	100%	100%

## Linear modulation of PAs

•Class A, B, AB: directly in the input signal

•Class C,D, E, F: separately from the carrier, typically through the supply node



## **Class A FET PA Design Fundamentals**

- Linear voltage swing at input/output decreases in each new node
- $OP_{1dB}$  current swing  $J_{swing,pp}$  is constant across nodes at about 0.4 mA/µm

$$OP_{1dB} = W \cdot J_{swing, pp} \frac{(V_D - V_{dsat})}{4} = W \cdot J_{swing, pp} \frac{(V_{MAX} - V_{dsat})}{8}$$



## **Class A PA Design Fundamentals (ii)**

•  $P_{sat}$  current swing  $J_{sat,pp}$  is about 0.6 mA<sub>pp</sub>/µm for n-FETs and

 $2J_{pfT}$  for HBTs

•  $P_{sat}$  voltage swing  $V_{satpp}$  is  $2V_{DD} \le V_{MAX}$ 

$$P_{sat} = \frac{W \cdot J_{sat, pp} V_{DD}}{4} = \frac{W \cdot J_{sat, pp} V_{MAX}}{8}$$

#### Typical Class A PA Power Densities and R<sub>Lopt</sub>

•90/65nm CMOS

• $V_{MAX}$  =1.5V,  $J_{sat,p}$  =0.6mA/ $\mu$ m;  $P_{sat}$  =0.11mW/ $\mu$ m;  $R_{Lopt}$  =2.5k $\Omega$ × $\mu$ m,

•0.15μm GaN FET

 $V_{MAX}$ =40 V, J<sub>satpp</sub>=1 mA/μm; P<sub>sat</sub> =5 mW/μm; R<sub>Lopt</sub>=40 kΩ×μm •50 GHz GaAs HBT

 $V_{MAX}$ =6 V, J<sub>satpp</sub>=0.5 mA/μm; P<sub>sat</sub> =0.375 mW/μm; R<sub>Lopt</sub> = 12 kΩ× μm •230 GHz SiGe HBT

 $V_{MAX}$  = 3 V, J <sub>at,pp</sub> = 3.9 mA/µm; P<sub>sat</sub> = 1.5 mW/µm; R<sub>Lopt</sub> = 770  $\Omega \times \mu m$ 

## Example of 1W PA design (through 40 GHz)

•90/65nm n-MOS: W= 9.09mm;  $R_{Lopt} = 0.27 \Omega$  (impossible to match from 50 $\Omega$ )

•150nm GaN FET: W= 0.2mm;  $R_{Lopt}$  = 200  $\Omega$  (easy to match from 50 $\Omega$ )

•50GHz GaAs HBT:  $I_E$ = 2.66mm;  $R_{Lopt}$  = 4.5  $\Omega$  (possible to match from 50 $\Omega$ )

•230GHz SiGe HBT:  $I_E = 0.67$ mm;  $R_{Lopt} = 1.16 \Omega$  (possible but difficult to match from 50Ω)

<u>Conclusion:</u> Need high voltage device for >1W

## mm-Wave Class-A PA Design Methodology

Start with output stage

•Voltage Swing:  $V_{s wing} = V_{MAX} - V_{dsat}$ ,

$$V_{DD} = V_{dsat}/2 + V_{MAX}/2$$

•Bias Current Density: set  $J_{p} = 0.3 \text{ mA}/\mu\text{m}$  for linearity

•Device Size: find *W* from OP<sub>1dB</sub>, V<sub>swing</sub>, I<sub>swing</sub> = 0.4 mA/ $\mu$ m •L<sub>s</sub>: If V<sub>swing</sub>/MAG > V<sub>in,swing</sub> add degeneration

•Output matching network (L<sub>D</sub>, C<sub>D</sub>)from V<sub>swing</sub>/I<sub>swing</sub> to 50  $\Omega$ 

•Repeat steps for 2nd. last stage and scale W by 0.66 to 0.5

•Design input stage to match to 50  $\Omega$  and to maximize gain.

# Ex: Output Stage with $P_{1dB} = 10dBm$ at 60 GHz

Given:  $V_{DD} = 1.2V$ ,  $V_{DS,sat} = 0.3 V$  at  $0.3 \text{mA}/\mu \text{m OP}_{1dB} = 10 \text{dBm} = 10 \text{ mW}$  $V_0 = V_{DD} - V_{DS,sat} = 0.9 V (1.8Vpp)$ From  $OP_{1dB} = 10 \text{ mW} = V_0 \times I_{DC}/2 =>$ ,  $I_0 = 22 \text{ mA}$  $W = I_{DC}/0.28 \text{mA}/\mu\text{m} = 78 \mu\text{m}$  $R_{1} = V_{0}/I_{0} = 900/22 = 41 \Omega$ Since MAG @ 60 GHz is only 6 dB (voltage gain of 2), the swing at input of last stage is  $1.8V_{DD}/2 = 0.9V_{DD} > 0.45V_{DD}$ . We need degeneration, hence

L<sub>s</sub>.

### 2-stage cascode + 1 CS stage PA in 90nm CMOS (M. Khanpour et al, CSICS-2007)







#### 77GHz SiGe HBT PA (S. Nicolson et al. IMS-2007)



 $P_{sat} \le \frac{I_{DC} \cdot V_{CC1}}{2} = \frac{44mA \cdot 1.5V}{2} = 33 \, mW = 15.2 \, dBm$ 

**PA Layout** 



Other CS mm-wave CMOS PAs (ISSCC-2008)



•77GHz CS PA (Fujitsu)
•G=12dB, P<sub>sat</sub>=7 dBm
•50-60GHz CS PA (Berkeley)
•G= 5.5dB, P<sub>sat</sub>=12dBm



## **Efficiency Enhancement Techniques**

Dynamic biasing techniques (L. Larson, 2007)

**Dynamic Current Biasing Amplifier** 



In Class B. Idc~ K Imax ~ sort (Pout)

Asbeck 2004 🧲

# **PA subranging**

•Optimally biased for efficiency (binaryweighted) PA sections are switched in and out as needed by the transmitter

•But R<sub>LOPT</sub> changes with number of switched on stages



### HBT example: (L. Larson, 2007)

#### Maintaining Constant Gain Over Wide Range of DC Bias

Si/SiGe HBT BiCMOS WCDMA Power Amplifiers With Dynamic Biasing and Reconfiguration Via MOSFET Switches







By selecting number of HBT fingers, the input and output load capacitance can be varied with power level, keeping gain nearly constant

Deng, 2004

39

### 5GHz digitally-controlled class A WLAN PAs (Atheros, ISSCC-2008)



4-bit control, digitally-programmable output power level 10mW
Thick gate oxide common-gate device for reliability
Replica bias and I<sub>leak</sub> to avoid overstress of the thin-oxide CS device

## Envelope tracking technique (L.Larson 2007)



#### 2GHz PA with pulse-width modulation and ER (TI -2005, Univ. of Washington ISSCC-2008)



Envelope restoration => Amplitude information is coded in the pulse width

•Pure digital signal applied at PA gate => sinusoidal output

•Output power is controlled by 4 bits

## **Doherty amplifier (L.Larson 2007)**

Uses two coupled amplifiers Peaking amplifier acts as "active load" for main amplifier



## LINC amplifier (L. Larson 2007)

Linear Amplification with Nonlinear Components

DSP generates signals with constant envelope to encode complex signals



# **Digital predistortion (L. Larson 2007)**



- Digital predistortion creates an "inverse" PA nonlinearity in the DSP.
- Issues: bandwidth expansion; DSP memory table size and updating.

## **Power combining techniques**

•Critical in nanoscale CMOS where voltage swing is low

- Two-way: balanced, push-pull, in-phase power combining using Wilkinson couplers
- multi-way power combining
  - series connection of transistor output voltage
  - half-wavelength paralleling
    - simple
    - Bagley polygon
    - spatial (through the air) lambda/2 power combining

## **Power combining examples**



## 2-GHz Class B, 3W PA (Axiom, ISSCC-08)

Two (wide) concentric coils for the primary
One thin (high voltage) coil for the secondary
8 differential stages are serially combined







#### **Series stacking of transistors**

M.Shifrin, et al. 1991 with GaAs MESFET
S. Prompromlikit et al, 2010, SOI n-MOSFET
I. Sarkas et al., ISSCC 2012 SOI CMOS

$$Z_{source,i} \approx \frac{1}{g_{m,i}} \left( \frac{C_{gs,i}}{C_i} + 1 \right) \frac{1}{1 + j \frac{\omega}{\omega_T}} \approx \frac{1}{g_{m,i}} \left( \frac{C_{gs,i}}{C_i} + 1 \right)$$



#### Summary

- •The most important parameter affecting PAE and  $P_{sat}$  is  $V_{MAX}$
- •Design of class A, AB PA is scalable through 200 GHz.
- In class A MOSFET PAs, biasing at 0.3-0.4mA/ $\mu$ m ensures maximum linearity and PAE
- •Q of matching network is critical (>10. i.e. 1dB loss = 21% power loss)
- •Switching PAs (D, E, F) used primarily at GHz frequencies for efficiency but making inroads into mm-waves
- •For >1W PAs, special devices are employed: GaAs HBT, LDMOS, GaN HEMTs or stacked SOI MOSFETs