

Digital Logic Design: a rigorous approach ©

Chapter 10: The Digital Abstraction

Guy Even Moti Medina

School of Electrical Engineering Tel-Aviv Univ.

April 10, 2012

Book Homepage:

<http://www.eng.tau.ac.il/~guy/Even-Medina>

- Can you justify or explain the saying that “computers use only zeros and ones”?
- Can you explain the following anomaly? The design of an adder is a simple task. However, the design and analysis of a single electronic device (e.g., a single gate) is a complex task.

Digital Circuits vs. Analog Devices

Property	Digital Circuit	Analog Device
values	$\{0, 1\}$	\mathbb{R}
description	simple (Boolean function)	complicated (differential eq.)
real?	abstract model	very real

Conclusion: much easier to use the **digital abstraction** than the realistic, complete, complicated **analog model**.

- what is an analog device? (components, behavior)
- in what way does a digital circuit model an analog device?
 - can every analog device be modeled as a digital circuit?
 - what type of digital circuits do we want?
 - why is one inverter better than another?
- how can we tell if an analog device is a gate (say, an inverter)?

Computers \Leftarrow VLSI chips \Leftarrow gates & flip-flops \Leftarrow transistors

Transistors are the basic components.

Most common VLSI technology is called CMOS.

In CMOS: only two types of transistors:



- N-transistor
- P-transistor

in case you are curious:

VLSI = **V**ery **L**arge **S**cale **I**ntegration (which means “millions of transistors placed on one small chip”)

CMOS = **C**omplementary **M**etal **O**xide **S**emiconductor (which means that both NMOS and PMOS transistors are used).



N-transistor & P-transistor



Inputs: gate & source

Output: drain



physically the source and the drain are symmetric, but it is useful to view the source as an input and the drain as an output.



Functionality of N-transistor:

- If $v(\text{gate}) = \text{high}$, then $\text{resistance}(\text{source}, \text{drain}) = 0$ (and then $v(\text{drain}) \leftarrow v(\text{source})$)
- If $v(\text{gate}) = \text{low}$, then $\text{resistance}(\text{source}, \text{drain}) = \infty$

Story true if $v(s) = \text{low}$ in N.



Functionality of P-transistor:

- If $v(\text{gate}) = \text{high}$, then $\text{resistance}(\text{source}, \text{drain}) = \infty$
- If $v(\text{gate}) = \text{low}$, then $\text{resistance}(\text{source}, \text{drain}) = 0$

Story true if $v(s) = \text{high}$ in P.

Transistor Terminology

- V_g - the voltage of the gate of a transistor.
- R_{sd} - the resistance between the source and a drain of a transistor.
- $R_{sd}^N(V_g)$ - the resistance R_{sd} in an N-type transistor as a function of the voltage V_g .
- $R_{sd}^P(V_g)$ - same in a P-type transistor.
- $V_{low} < V_{high}$ - two threshold voltages (the values of V_{low} and V_{high} depend on the technology).

Simplified Transistor Behavior

$$R_{sd}^N(V_g) \triangleq \begin{cases} \infty & \text{if } V_g < V_{low} \\ 0 & \text{if } V_g > V_{high} \end{cases}$$

$$R_{sd}^P(V_g) \triangleq \begin{cases} 0 & \text{if } V_g < V_{low} \\ \infty & \text{if } V_g > V_{high} \end{cases}$$

In reality, zero resistance means a very small resistance, and infinite resistance means a very high resistance.

- The voltages in an electronic circuit change when the circuit is engaged in some computation.
- We distinguish between the changes (or **transitions**) that are supposed to be very fast, and the periods between transitions that are called the **steady state**.

Example: two players X and Y passing a ball to each other. We regard the travel from one player to the other as a transition. We regard the state of the ball as steady if the ball is held by one of the players. Thus, we say that the ball alternates between the states X and Y .

Steady state of a transistor

N-type transistor:

- If $V_g > V_{high}$, then $R_{sd}^N = 0$. voltage of drain = voltage of source.
- If $V_g < V_{low}$, then $R_{sd}^N = \infty$. So, voltage of the drain is unchanged by the transistor.

It could be changed by another transistor, if the drains of the two transistors are connected.

A P-type transistor behaves in a dual manner:

- If $V_g > V_{high}$, then $R_{sd}^N = \infty$.
- If $V_g < V_{low}$, then $R_{sd}^N = 0$.

Nonlinear behavior of transistors

Note that this description of transistor behavior implies that transistors are highly non-linear. (Recall that a linear function $f(x)$ satisfies $f(a \cdot x) = a \cdot f(x)$.)





Figure: R_{sd} as a function of V_g .

Example: a CMOS inverter



If $IN = low$, then:

- P-transistor is conducting
- N-transistor is not conducting

$\Rightarrow v(OUT) = high$

If $IN = high$, then:

- P-transistor is not conducting
- N-transistor is conducting

$\Rightarrow v(OUT) = low$

Qualitative analysis:

- gives an idea about “how an inverter works” .
- no idea about actual voltages of output as a function input voltage.
- no idea about how long it takes the output to stabilize.

Quantitative analysis:

- based on precise modeling of transistor.
- computes precise input-output relationship.
- requires a lot of work (usually done with the aid of a computer program called SPICE).

Analog signals

An **analog signal** is a real function

$$f : \mathbb{R} \rightarrow \mathbb{R},$$

where $f(t)$ = voltage as a function of the time.

Assumption: wires have zero resistance, zero capacity, and signals propagate through wires without delay.

⇒ voltage along a wire is identical at all times.

Since a signal describes the voltage (i.e. derivative of energy as a function of charge), we also assume that a signal is a continuous function.

A **digital signal** is a function

$$g : \mathbb{R} \rightarrow \{0, 1, \text{non-logical}\}.$$

The value of a digital signal describes the **logical value** carried along a wire as a function of time.

- zero & one : logical values.
- non-logical: indicates that the signal is neither zero or one.

Q: How does one interpret an analog signal as a digital signal?

naive answer: define a threshold voltage V' . Given an analog signal $f(t)$, the digital signal $dig(f(t))$ is defined as follows.

$$dig(f(t)) \triangleq \begin{cases} 0 & \text{if } f(t) < V' \\ 1 & \text{if } f(t) > V' \end{cases}$$

Q: is this a useful definition?

problems with definition of $dig(f(t))$

- All devices in a circuit must use exactly the same threshold V' . This is impossible due to manufacturing tolerances.
- Perturbations of $f(t)$ around the threshold V' lead to unexpected values of $dig(f(t))$.

Example

Measure weight w by measuring the length ℓ of a spring. Suppose we wish to know if $w > w'$. This can be done by checking if $\ell > \ell'$. However, spring length oscillates around ℓ . If $\ell \approx \ell'$, then comparison requires a long time.

⇒ must use separate thresholds for 0 and for 1.


Q: How does one interpret an analog signal as a digital signal?

A: Two voltage thresholds are defined: $V_{low} < V_{high}$.

Given an analog signal $f(t)$, The digital signal $dig(f(t))$ is defined as follows.

$$dig(f(t)) \triangleq \begin{cases} 0 & \text{if } f(t) < V_{low} \\ 1 & \text{if } f(t) > V_{high} \\ \text{non-logical} & \text{otherwise.} \end{cases}$$

digital interpretation of an analog signal



- manufacturing requirements:
 - a low output must be $\leq V_{low}$ &
 - a high output must be $\geq V_{high}$.
- fluctuations of $f(t)$ around V_{low} still cause fluctuations of $dig(f(t))$.
However, these fluctuations are between 0 and “non-logical” (not between 0 and 1). This is still a problem, but not as bad...

Q: define an inverter.

A:

$$\text{dig}(OUT(t)) \triangleq \begin{cases} 0 & \text{if } \text{dig}(IN(t)) = 1 \\ 1 & \text{if } \text{dig}(IN(t)) = 0 \\ \text{arbitrary} & \text{otherwise.} \end{cases}$$

We will see shortly that noise makes this definition useless.

But, first introduce new players: **transfer functions** and **noise**...

Transfer functions

Definition

transfer function - the relation between the voltage at an output of a gate and the voltages of the inputs of the gate.

Example

An inverter with an input x and an output y . The value of the signal $y(t')$ at time t' is a function of the signal $x(t)$ in the interval $(-\infty, t']$.

Static transfer function: if the input $x(t)$ is stable for a sufficiently long period of time and equals x_0 , then the output $y(t)$ stabilizes on a value y_0 that is a function of x_0 .

history vs. present: if a device does not have a static transfer function, then the device is a **memory device** or an **oscillator** not a **logical gate**.

Static transfer function

Definition

A function $f : \mathbb{R} \rightarrow \mathbb{R}$ is a **static transfer function** of a device G if

$$\exists \Delta > 0 \quad \forall x_0 \quad \forall t_0 :$$

$$\forall t \in [t_0 - \Delta, t_0] \quad x(t) = x_0 \implies y(t_0) = f(x_0).$$

- Δ - propagation delay (time required for stable output)
- x_0 - stable input voltage
- t_0 - time in which $y(t)$ is measured

Definition

A device is a **gate** if it has a static transfer function.

(1) Since circuits operate over a bounded range of voltages, static transfer functions are usually only defined over bounded domains and ranges (say $[0, 5]$ volts).

(2) Allow perturbations of $x(t)$ and $y(t)$.

$$\forall \epsilon \quad \exists \delta, \Delta > 0 \quad \forall x_0, t_1, t_2 :$$

$$\forall t \in [t_1, t_2] : |x(t) - x_0| \leq \delta$$

$$\implies$$

$$\forall t \in [t_1 + \Delta, t_2] : |y(t) - f(x_0)| \leq \epsilon.$$

- δ - measures stability of input $x(t)$
- ϵ - measures stability of output $y(t)$
- $[t_1, t_2]$ - interval during which $x(t)$ is δ -stable.
- $[t_1 + \Delta, t_2]$ - interval during which $y(t)$ is ϵ -stable.

(3) Usually, we restrict our attention to values of x_0 such that $dig(x_0) \in \{0, 1\}$.


An inverter is a gate whose static transfer function f satisfies:

$$\text{dig}(f(x)) \triangleq \begin{cases} 0 & \text{if } \text{dig}(x) = 1 \\ 1 & \text{if } \text{dig}(x) = 0 \\ \text{arbitrary} & \text{otherwise.} \end{cases}$$

Same method can be used to define other gates (OR,NAND,etc.).

What is noise?

Noise = undesired changes to $f(t)$. Back to the example of a weight hanging from a spring: wind causes changes in the spring length and disturbs measurement of spring length.



Noise signal: the difference $B(t) - A(t)$. (reference signal = $A(t)$).

$$B(t) = A(t) + n_B(t).$$

Q: What causes noise?


A: The main source of noise is heat. Heat causes random movement of electrons. These random movements do not cancel out perfectly, and random currents are created. These random currents create perturbations in the voltage.

- Bounded noise model - the noise signal along every wire has a bounded absolute value.
- Uniform bounded noise model:

$$\exists \epsilon > 0 \text{ such that : } | \textit{noise} | \leq \epsilon.$$

- Justification - noise is a random variable whose distribution has a rapidly diminishing tail. If ϵ is sufficiently large, then

$$\textit{Prob}[| \textit{noise} | > \epsilon] \approx 0.$$



Assume that:

- $x > V_{high}$, so $dig(x) = 1$,
- $y = V_{low} - \epsilon'$, for a very small $\epsilon' > 0$.
- $\Rightarrow dig(z) = 1$.

What if input to 2nd inverter equals $y(t) + n_y(t)$?

If $n_y(t) > \epsilon'$, then $dig(y(t) + n_y(t)) = \text{non-logical}$, and can't deduce that $dig(z) = 1$.

\Rightarrow must strengthen the digital abstraction!

Deal with noise: interpret input signals and output signals differently.


Input Signal: a signal measured at an input of a gate.

Output Signal: a signal measured at an output of a gate.

Instead of two thresholds, V_{low} and V_{high} , we define the following four thresholds:

$$V_{low,out} < V_{low,in} < V_{high,in} < V_{high,out}$$

Redefining the digital interpretation (cont.)



Consider an input signal $f_{in}(t)$. The digital signal $dig(f_{in}(t))$ is defined as follows.

$$dig(f_{in}(t)) \triangleq \begin{cases} 0 & \text{if } f_{in}(t) < V_{low,in} \\ 1 & \text{if } f_{in}(t) > V_{high,in} \\ \text{non-logical} & \text{otherwise.} \end{cases}$$

Consider an output signal $f_{out}(t)$. The digital signal $dig(f_{out}(t))$ is defined analogously.

$$dig(f_{out}(t)) \triangleq \begin{cases} 0 & \text{if } f_{out}(t) < V_{low,out} \\ 1 & \text{if } f_{out}(t) > V_{high,out} \\ \text{non-logical} & \text{otherwise.} \end{cases}$$

Noise margins

The following differences are called **noise margins**.

$$V_{low,in} - V_{low,out} \quad \text{and} \quad V_{high,out} - V_{high,in}$$

Claim

Suppose that a wire transmits an output signal $f_{out}(t)$ to an input signal $f_{in}(t)$. Suppose that $|n(t)|$ is less than the noise margin. If $\text{dig}(f_{out})(t) \in \{0, 1\}$, then $\text{dig}(f_{in}(t)) = \text{dig}(f_{out}(t))$.

Proof.

If $\text{dig}_{out}(g)(t) = 0$, then $g(t) < V_{low,out}$. Hence,

$$\begin{aligned} f(t) &= g(t) + n(t) \\ &< V_{low,out} + (V_{low,in} - V_{low,out}) = V_{low,in}. \end{aligned}$$

Therefore, $\text{dig}_{in}(f)(t) = 0$, as required. The case $\text{dig}_{out}(g)(t) = 1$ is analogous. □

We are now ready to define an inverter.

Definition

Let G denote a device with one input x and one output y . The device G is an inverter if its static transfer function $f(x)$ satisfies:

$$\begin{aligned}x(t) < V_{low,in} &\implies y(t) > V_{high,out} \\x(t) > V_{high,in} &\implies y(t) < V_{low,out}.\end{aligned}$$

Distinction between inputs and outputs is applied to other gates as well.

Logical & stable analog signals

back to the zero-noise model (to simplify the discussion)...

logical signal: $f(t)$ is **logical at time t** if $\text{dig}(f(t)) \in \{0, 1\}$.

stable signal: $f(t)$ is **stable during the interval $[t_1, t_2]$** if $f(t)$ is logical for every $t \in [t_1, t_2]$.

Claim

If an analog signal $f(t)$ is stable during the interval $[t_1, t_2]$ then one of the following holds:

- 1 $\text{dig}(f(t)) = 0$, for every $t \in [t_1, t_2]$, or
- 2 $\text{dig}(f(t)) = 1$, for every $t \in [t_1, t_2]$.

Proof.

Continuity of $f(t)$ & $V_{low} < V_{high}$. □

Let $x(t)$ denote a digital signal.

logical signal: $x(t)$ is logical at time t if $x(t) \in \{0, 1\}$.

stable signal: $x(t)$ is stable during the interval $[t_1, t_2]$ if $x(t)$ is logical for every $t \in [t_1, t_2]$.

- Signals - analog & digital
- Noise - bounded noise model & zero noise model
- Digital interpretation of analog signals
- Transfer functions
- Definition of gate (e.g. inverter) using transfer function
- Stable & logical signals